FPGA Mining Cards & Software Downloads:
OptEdited Article...The FPGA discord group (https://discord.gg/25DpDCS) now has more than 3,000 members.
There are professional high level profiles companies, and individuals working on public mining software for the Xilinx FPGA UltraScale+ platforms throughout the world and have gave insider comments and algorithm advice and downloads urls at: (https://discord.gg/25DpDCS).
This signature Intense competition to produce the fastest mining software, new algorithms, and technologies -by example at the: (https://discord.gg/25DpDCS).
Most algorithms are worked by technology based independently entities passing through this site sharing ideas and inovators as exampled here at:
"Zetheron Dynavolt Technologies" -- who are a FPGA Software and Resource.
Core Voltage Adjustments:
Orders will open soon for the Zetheron Dynavolt device ($95) which allows a 30% hash boost and dynamic voltage/current monitoring.
In the mean time if you have a DC1613A dongle and would like to build an adapter cable, the procedure is here:
VCU1525 – DC1613A Adapter Assembly Guide
You can now buy the fully modded DC1613A cable from:
https://shop.fpga.guide.
Preliminary document describing KU040 modifications (NOT FINAL):
KU040 Modifications to Power Supply
BTC
- Bittware CVP-13 can be ordered with or without water cooled card components.
- Xilinx Virtex UltraScale+ VU13P 2E FPGA is the core engine of the CVP-13 PCIe BittWare card.
Currently the Xilinx Virtex UltraScale+ VU13P 2E FPGA / CVP-13 PCIe , is the most powerful FPGA available for purchase to the general public; read more about it here.
Xilinx VU13P FPGA provide up to 300 amps of current to the FPGA. - With 46% more logic and 30% more on-chip memory than previous Xilinx FPGA chips.
A larger power supply +plus is needed/recomended.
The Xilinx CVP-13 FPGA Virtex-7 Ultrascale+ chip is an average of 50% faster than the BCU1525 (VU9 FPGA).
The Xilinx CVP-13 FPGA Virtex-7 Ultrascale+ PCIe board costs $5750-$6000 depending on the type of cooling. - Purchase the CVP-13 FPGA Virtex-7 Ultrascale+ PCIe board here:
https://store.mineority.io/sqrl/cvp13/
The Xilinx VU13P FPGA core-design is big enough to run the X16R (550-650MH/s) and X17 (710MH/s) algorithms, although Zetheron Technology will not have these algorithms completed until Spring 2019.
Bittware XUPVV4-VU9P or watercooled versions. - The BitWare XUPVV4-VU9P or watercooled version PCIe boards have current limit variable of 150A, because the cold temperature of the FPGA reduces power consumption, and is an equal hash rate to the 170A air cooled board.
- This BitWare XUPVV4-VU9P card is available now and the price is by quotation only and you need a large order to get a good price here:
- https://www.bittware.com/fpga/xilinx/boards/xupvv4/
123
WARNING!!!!
Crypto-mining algorithms can stress FPGA boards to the maximum in terms of current and high lethal temperatures.
Running a bitstream beyond what your hardware is capable of cooling or supporting can result in TOTAL FAILURE, permanent damage to you hardware within hours into junk disrepair.
It is the responsibility of each and every cryptocurrency miner to be educated and factually understand the technological limitations of their hardware.
If you are uncertain, if you are new to the cryptocurreny FPGA mining the you musty join the FPGA Discord listed above.
Feel free to ask the Discord members about safe limits, user guides, manuals, tutotials and more.
For the VCU1525, we recommend that air-cooled cards not exceed 170A core current.
With immersion water-cooling there is no upper limit for this PCIe FPGA card, because it is a on-chip software-switch built-in safety mechanism that most modern cards have if they are properly designed and built.
Various bitstreams require different operating voltages. The required operating voltage is listed in brackets.
Operating the bitstream at a different voltage than the recommended voltage can cause hash errors, and-or most often hardware failures.
Maximum hash rate usually requires under-volting the card *and* immersion water-cooling.
Remind yourself often, stay vigilant and mindful that for all boards, it is the power regulators that fail first, NOT THE FPGA.
The FPGA temperature is only an indirect indicator of the temperature of the critical power regulators.
Please see the Hardware Modifications page for a simple change you can make to VCU1525 boards to "Cool The Regulators More Effectively".
Currently the highest ‘stress’ bitstream we, ("Zetheron Dynavolt Technologies"), offer is the 17GH/s 0xToken bitstream for the VCU1525/BCU1525/XBB1525.
This bitstream requires operating at 0.76V (no more, no less) and requires immersion water-cooling to hold the FPGA below 50C / 122F temperature range.
123
FPGA Raw Data Bitstream For Downloads:
Algorithm ********************* | Best Coins ***************** | PC Mining Software Download **************** | Mining Guide & Instructions ********************** | Xilinx VCU1525, BCU1525 XBB1525 *********************** | Bittware XUPVV4-VU9 Bittware CVP-9 ******************* | Bittware XUPVV4-VU13 Bittware CVP-13 ****************** | Bittware XUPP3R ******************** | Avnet AES-KU040-DB-G ******************** | Huawei VU9P **************** |
---|---|---|---|---|---|---|---|---|---|
0xToken | 0xBitcoin 0xBitcoincash Atlantis | FX Tokenminer | 0xToken Instructions | 8.8GH/s .BIT (0.85V) 10GH/s .BIT(0.85V) 11.55GH/s .BIT (0.72V) 13GH/s .BIT (0.72V) 15GH/s .BIT (0.72V) 15GH/s .MCS (0.72V) 17GH/s .BIT (0.76V)** | 15GH/s .BIT (0.72V) | coming soon | 6GH/s .BIT (0.68V) 10GH/s .BIT (0.72V) | 200MH/s .BIT (0.95V) 2.28GH/s .BIT (0.95V) 2.40GH/s .BIT (0.95V) | coming soon |
Keccak | XDNA SmartCash Maxcoin | coming soon | |||||||
Neoscrypt | Feathercoin Gobyte Vivo | Oct-15 target | |||||||
Secret Algorithm 1 | Undisclosed | Sep-10 target | |||||||
Secret Algorithm 2 | Undisclosed | Sep-17 target | |||||||
Secret Algorithm 3 | Undisclosed | Sept-24 target | |||||||
Secret Algorithm 4 | Undisclosed | Sept-30 target | |||||||
Secret Algorithm 5 | Undisclosed | Sept-30 target |
If the voltage drops to 0.72V, there will massive hash errors.
To hold the voltage at 0.76V requires immersion water-cooling blocks on the voltage regulators and the FPGA chip and lately other chips if you desire.
Opposed to an air cooled board, the immersion water-cooling blocks, will pull more power and the core voltage will drop uncontrollably until the board shuts down.
If you set the core voltage to 0.80V in LTPowerPlay, and use BC-888 or Electrocool-100 dielectric immersion liquids to cool the board, you should be able to run continuously at 17GH/s without errors @ less than 0.1% and reported core voltage stable at 0.76V.
The following table shows the FPGA core current drawn by the VU9P FPGA when mining 0xToken at different hash rates and core voltages:
0xToken VU9P Iccint Current Table
8.8GH/s at 0.85V = 141.6A core current8.8GH/s at 0.72V = 112.8A
8.8GH/s at 0.68V = 105.3A
8.8GH/s at 0.64V = 98.1A
8.8GH/s at 0.60V = 91.2A (2% errors)
10GH/s at 0.85V = 163.5A
10GH/s at 0.72V = 130.5A
10GH/s at 0.65V = 114A
13GH/s at 0.72V = 159.6A
13GH/s at 0.70V = 153.9A
13GH/s at 0.68V = 148.5A
13GH/s at 0.66V = 143.4A
15GH/s at 0.72V = 187.5A
15GH/s at 0.70V = 177.9A
17GH/s at 0.76V = 217A
Drivers:
Install the FTDI D2XX drivers from the FTDI website here: http://www.ftdichip.com/Drivers/D2XX.htm
Install the Windows version of the drivers).
Download Vivado Lab Edition here:
https://www.xilinx.com/support/download.html
For the Avnet KU040 board you will need the Silicon Labs VCP drivers here:
https://www.silabs.com/products/development-tools/software/usb-to-uart-bridge-vcp-drivers
Installation/Operating instructions:
Download the instructions for the VCU1525 here.
For the KU040, the procedure is the same, but you must also install the Silicon Labs VCP drivers from the link above.
There is also an instructional video compiled by an independent 3rd party (The Technicals) here:
Videos Developed by: Think Up Themes Ltd. Powered by WordPress.
Xilinx Archives Since 2012 for:
Xilinx Virtex 7 V2000T PCI Express Board X690T HTG-700 and other
development Xilinx boards.
[Enter Data Set Here]
No comments:
Post a Comment